

# Jedi 15"/17" Schematics

## WhiskyLake - U/2GB VRAM

2019-01-03

REV : A00

[www.teknisi-indonesia.com](http://www.teknisi-indonesia.com)

*DY : None Installed*  
*UMA: UMA only installed*  
*OPS: DISCRTE OPTIMUS installed*

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A3

Document Number

**Jedi15"/17" WHL-U**

Rev

**A00**






Date: Tuesday, January 08, 2019

Sheet 1 of 106

Project code: 4PD0GE010001  
PCB P/N: 18718  
Revision: X02



**Main Func = CPU**












**Table 7-11. PROCHOT# Routing Guidelines (Sheet 1 of 2)**

Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M1	MS/SL/DSL	VSS	2	38	305	1496.06	12007.9
M2	MS/SL/DSL	VSS	2	279		10984.3	
M3	MS/SL/DSL	VSS	1	76		2992.13	
M4	MS/SL/DSL	VSS	1	76		2992.13	
M5	MS/SL/DSL	VSS	1	76		2992.13	
M6	MS/SL/DSL	VSS	1	76		2992.13	
M7	MS/SL/DSL	VSS	1	76		2992.13	
M8	MS/SL/DSL	VSS	1	8		341.96	
M9	MS/SL/DSL	VSS	2	254	254	10000	10000
<b>Topology Guidelines</b>							
Platform resistors values		Rpu=1KΩ, Rs=500Ω, Ri+Ragent=75-200Ω, R6+Rinvod=75-200Ω					
Platform resistors tolerances		± 5%					

&amp;ltCore Design&gt;







DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

PDG: DDR/ODT

## 4.3 ODT Connectivity

Table 4-19. ODT Signals Connection Table



Processor	Memory type	Side	Signal	Rule
WHL-U	DDR4 Memory Down	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT. Processor's ODT[1] connected to DRAMs' Rank1 ODT balls. If Rank1 not used, Processor ODT[1] not connected.
	DDR4 SODIMM	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	
		DRAMs	ODT[1:0]	
		DIMMs	ODT[1:0]	

Note:


1. For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files.

Design Guideline:  
SM\_RCMP keep routing length less than 500 mils.

Layout Note:



Jed LMA/018 2011





SKL(#543016):  
Processor strap CFG[4] should be pulled low to enable embedded DisplayPort\*

Jedi UMA/DIS 2N1

# Main Func = CPU


46 VCCCORE\_SENSE<<<====  
46 VSSCORE\_SENSE<<<====  
46 VIDSOUT\_CPU\_R<<<====  
46 VIDSCK\_CPU\_R<<<====  
46 PWR\_VCORE\_ALERT#<<<====




Layout Note:  
1. Place close to CPU  
2. VCC\_SENSE/ VSS\_SENSE  
impedance=50 ohm  
3. Length match<25mil

Layout Note:  
The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).  
Route the Alert signal between the Clock and the Data signals.

## SVID DATA



## SVID CLOCK



## SVID ALERT




Figure 7-19. Routing Illustration for SVID Topology








Table 7-18. SVID# Routing Guidelines (Sheet 2 of 2)

Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M2	MS/SL/DSL	VSS		381	432	15000	17007.9
M3	MS/SL/DSL	VSS		102		4015.75	
M4	MS/SL/DSL	VSS		102		4015.75	
M5	MS/SL/DSL	VSS		102		4015.75	
M6	MS/SL/DSL	VSS		3	3	118.11	118.11
M7	MS/SL/DSL	VSS		3	3	118.11	118.11
M8	MS/SL/DSL	VSS		3	3	118.11	118.11
M9	MS/SL/DSL	VSS		3	3	118.11	118.11
M10	MS/SL/DSL	VSS		3	3	118.11	118.11
M11	MS/SL/DSL	VSS		3	3	118.11	118.11
M12	MS/SL/DSL	VSS		3	3	118.11	118.11
M13	MS/SL/DSL	VSS		3	3	118.11	118.11
Topology Guidelines							
SVID Signals		VIDSOUT, VIDSCK, VIDSALERT#					
VIDSOUT platform resistors		Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω					
VIDSCK platform resistors		Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω					
VIDSALERT# platform resistors		Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω					
Platform resistors tolerances		± 5%					
Route ordering		When routing at minimum spacing route Alert between Data and Clock					
Length Matching Rules							
Length Matching between VIDSOUT and VIDSCK		± 100mils					

**Main Func = CPU**

46	VSSSA_SENSE	<<<<	_____
46	VCCSA_SENSE	<<<<	_____
46	VCCGT_SENSE	<<<	_____
46	VSSGT_SENSE	<<<	_____

Pin Number	CFL-U43E	WHL E51 Netname	WHL E52 Netname
AA9	VCCGT	VCCGT	VCCCORE
AB10	VCCGT	VCCGT	VCCCORE
AB2	VCCGT	VCCGT	VCCCORE
AB8	VCCGT	VCCGT	VCCCORE
AB9	VCCGT	VCCGT	VCCCORE
AC8	VCCGT	VCCGT	VCCCORE
AD9	VCCGT	VCCGT	VCCCORE
AE10	VCCGT	VCCGT	VCCCORE
AE8	VCCGT	VCCGT	VCCCORE
AE9	VCCGT	VCCGT	VCCCORE
AF10	VCCGT	VCCGT	VCCCORE
AF2	VCCGT	VCCGT	VCCCORE
AF8	VCCGT	VCCGT	VCCCORE
AG8	VCCGT	VCCGT	VCCCORE
AG9	VCCGT	VCCGT	VCCCORE
AH9	VCCGT	VCCGT	VCCCORE
AJ10	VCCGT	VCCGT	VCCCORE
AJ8	VCCGT	VCCGT	VCCCORE
AK2	VCCGT	VCCGT	VCCCORE
AK9	VCCGT	VCCGT	VCCCORE
AL10	VCCGT	VCCGT	VCCCORE
AL8	VCCGT	VCCGT	VCCCORE
AL9	VCCGT	VCCGT	VCCCORE
AM8	VCCGT	VCCGT	VCCCORE
V2	VCCGT	VCCGT	VCCCORE
Y10	VCCGT	VCCGT	VCCCORE
Y8	VCCGT	VCCGT	VCCCORE



## Layout Placement Request



(Blanking)

www.teknisi-indonesia.com


Jedi UMA/DIS 2IN1




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (RSVD)		
Size	Document Number				Rev
A3	Jedi15"/17" WHL-U				A00
Date: Tuesday, January 08, 2019		Sheet	9	of	106


## 1V\_CPU\_CORE



## VCCGT



## VCCSA



## 11.3.1 Whiskey Lake U 4+2 Decoupling Requirement

Table 11-1. Whiskey Lake U 4+2 Bulk Decoupling Example

Bulk Decoupling Locations	Example	Notes
VCCORE Power Plane at VR output	4x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output

**Notes:**

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

Table 11-2. Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 1 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCORE		42x 1uF 0402/0201	To be placed as close as possible to the vias that connect to the BGA pins.
		14x 10uF 0402	
		9x 22uF 0603	
		8x 10uF 0402	
VCCGT		18x 47uF 0805 (6.3V)	Place as close to the package as possible. Can be placed on as either Primary or back side cap.
	15x 22uF 0603		Place as close to the package as possible
	4x 47uF 0805 (6.3V)		
		11x 1uF 0402/0201	Place as close to the package as possible
		15x 10uF 0402	


Table 11-2. Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 2 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCSA		4x 0402	Placeholder only.
		7x 10uF 0402	
	6x 10uF 0402		
	2x 47uF 0805 (6.3V)		
VDDQ		2x 0805	Placeholder Only
		4x 1uF 0402/0201	
		3x 10uF 0402	
	1x 22uF 0603		
VCCIO	4x 1uF 0201		Place as close to the package as possible
	6x 10uF 0402		Place as close to the package as possible
VCCPLL_OC	4x 0402		Placeholder Only
	1x 1uF 0402		Do not merge VCCPLL, VCCPLL_OC and VCCGT to any noisy and high current power rail and do not route them close/ adjacent to and reference to, any noisy and high current rail on top and bottom layers - as this may impact to PLL failing to phase lock.
VCCPLL	1x 0.1uF 0201		Place as close as possible to BGA.
		1x 1uF 0402	Place as close as possible to BGA and can be placed on as either Primary or backside cap.
		1x 0805	Placeholder Only. Can be placed on as either Primary or back side cap.
VCCGT	1x 1uF 0402		
VCCSTG	1x 1uF 0402		

**Notes:**

- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth ~ 250kHz e.g., 1MHz switching VR
- Component placement order: Package edge > 0402 caps > 0603 caps > 0805 caps > Bulk caps > Power source.

Figure 11-8. Whiskey Lake U 4+2 VCCORE Routing Guideline



&lt;Core Design&gt;




Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (Power CAP1)
Size	Document Number		Rev
A2	Jedi15/17" WHL-U		A00
Date: Tuesday, January 09, 2019			Sheet 10 of 109

Main Func = CPU

PCH DERIVED RAILS UNSLICED GT VCCIO



Layout Note:

1uF:

- C1174 near N15
- C1180 near K15
- C1173 near AF20
- C1172 near N18
- C1175 near AB19

22uF :


- C1182 C1184 near N15

10uF:

- C1176 near N15

U-line 23e 28W  
IccMax current-10ms max = 34 A

RF request 2018/09/28 modify



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (Power Cap2)**

Size A3

Document Number

**Jedi15"/17" WHL-U**



Rev

**A00**

Date: Tuesday, January 08, 2019

Sheet 11 of 106

**Main Func = MEMORY**














Main Func = MEMORY

M.B.A0	5
M.B.A1	5
M.B.A2	5
M.B.A3	5
M.B.A4	5
M.B.A5	5
M.B.A6	5
M.B.A7	5
M.B.A8	5
M.B.A9	5
M.B.A10	5
M.B.A11	5
M.B.A12	5
M.B.A13	5
M.B.A14	5
M.B.A15	5
M.B.A16	5
M.B.BA0	5
M.B.BA1	5
M.B.BG0	5
M.B.BG1	5
M.B.CLK0	5
M.B.CLK90	5
M.B.CLK1	5
M.B.CLK41	5
M.B.CKE0	5
M.B.CKE1	5
M.B.CS0	5
M.B.CS1	5
M.B.DIMB_ODT0	5
M.B.DIMB_ODT1	5
PCH_SMBDATA	12,18
PCH_SMBCLK	12,18
DDR4_DRAMRST#	5,12,13
M.B.ACT_N	5
M.B.ALERT_N	5
M.B.PARITY	5
V.SM_VREF_CNTB	5

M.B.DQS_DN0	M.B.DQS_DN7[0]	5
M.B.DQS_DN1		
M.B.DQS_DN2		
M.B.DQS_DN3		
M.B.DQS_DN4		
M.B.DQS_DN5		
M.B.DQS_DN6		
M.B.DQS_DN7		


M.B.DQS_DP0	M.B.DQS_DP7[0]	5
M.B.DQS_DP1		
M.B.DQS_DP2		
M.B.DQS_DP3		
M.B.DQS_DP4		
M.B.DQS_DP5		
M.B.DQS_DP6		
M.B.DQS_DP7		



(Blanking)

www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>DDR (RSVD) (DDR4-CHA1)</b>					
Size A4	Document Number <b>Jedi15"/17" WHL-U</b>				Rev <b>A00</b>
Date: Tuesday, January 08, 2019			Sheet 14 of 106		





























Main Func = PCH





## Main Func = PCH



79,86		GCE_FB_EN	<<<	_____
55		GPU_CC_SDA_P1	<<<	_____
55		CPU_CC_SDA_P1	<<<	_____
55,66		CPU_CC_SDA_P0	<<<	_____
55,66		CPU_CC_SCL_P0	<<<	_____
55		DISC_PANEL_EN	<<<	_____
68		UART_2_CRXD_DTXD	<<<	_____
68		UART_2_CTXD_DTXD	<<<	_____
24		SIO_EXT_WAKE#	<<<	_____
	65	KB_DET#	<<<	_____
24,66,69		LID_CL_SIO#	<<<	_____
	55	GSEN_INT1	<<<	_____
70		GSEN_INT1	>>>	_____
	15,25	RTC_DET#	>>>	_____
55,70		CPU_CC_SDA_SH0	>>>	_____
55,70		CPU_CC_SCL_SH0	>>>	_____
	70	FFS_INT2	>>>	_____
91		PIRQA#	<<<	_____
21		BOARD_ID2	>>>	_____
61		CNV_BRI_RSP	<<<	_____
15,61		CNV_RGL_DTR	<<<	_____
61		CNV_BRI_DTR	<<<	_____
61		CNV_RGL_RSP	<<<	_____
76		DGPU_HOLD_RST#	>>>	_____
79		GPU_EVENT#	>>>	_____
86		DGPU_PWR_EN	>>>	_____
15		NR8_BIT	>>>	_____
15		GPP_B22_GSPH_MOSI	>>>	_____
24		NB_MODE#	>>>	_____
24,66,69		LID_CL_SIO_TAB#	<<<	_____
24		ISH_TARI_F_MODE#	<<<	_____




**TPAD**  
**Touch panel**



PCH strap pin: [NRB\\_BIT](#)

<b>No Reboot</b>	Sampled at rising edge of PCH_PWROK
<b>GSPI0_MOSI / GPP_B18</b>	0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

The signal has a weak internal pull-down.



3D3V\_VCCDSW

SC1U10V2K-1DGp  
C2224

10K

C2224

GND



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title \_\_\_\_\_

CPU (PCH-LP PWR&amp;Caps)


Size A2	Document Number <b>Jedi15"/17" WHL-U</b>	Rev <b>A00</b>
------------	---	-------------------

Date: Tuesday, January 08, 2019 Sheet 22 of 106


[illegible]



#	Model (EXP0155)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
1	TD	10.0%	10.0%	
2	TD	10.0%	71.8%	2.83
3	SA157T (RA1.20)	10.0%	72.8%	2.98
4	TD	10.0%	77.4%	2.83
5	TD	10.0%	49.9%	2.21
6	SA157T (RA1.20)	10.0%	64.9%	2.03
7	TD	10.0%	82.1%	1.98
8	TD	10.0%	100%	1.98
9	SA157T (TP.20)	10.0%	154%	1.29
10	TD	10.0%	200%	1.1




100

[illegible]



**SPI Flash ROM( 16M ) for PCH**




On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW\_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.





Main Func = Audio

19	HDA_SYNC_CODEC	>>>
19	HDA_SDOUT_CODEC	>>>
55	DMIC_DATA	<<<
66	AUD_SENSE	>>>
19	HDA_SDRNG_CLK	>>>
55	DMIC_CLK	<<<
24	BEEP	>>>
29.66	RING2	>>>
15.19	SPKR	>>>
29	LINE1_L	>>>
29	LINE1_R	>>>
24	NB_MUTEF	>>>
29	AUD_SPK_L	<<<
29	AUD_SPK_L	<<<
29	AUD_SPK_R	<<<
29	AUD_SPK_R	<<<
29	AUD_MP1_JACK_L	<<<
29	AUD_MP1_JACK_R	<<<
29	MIC2_VREF0_L	<<<
29	MIC2_VREF0_R	<<<
29.66	BLUEE	>>>
17.40.51	PM_SLP_S3E3E	>>>




(Blanking)

www.teknisi-indonesia.com



www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio (RSVD)

Size  
A3

Document Number  
Jedi15"/17" WHL-U

Rev  
A00

Date: Tuesday, January 08, 2019

Sheet 30 of 106

(Blanking)

www.teknisi-indonesia.com

Jedi UMA/DIS 2N1

		<b>Wistron Corporation</b> 21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LAN (RSVD)</b>			
Size A2	Document Number <b>Jedi15"/17" WHL-U</b>		Rev <b>A00</b>
Date: Tuesday, January 08, 2019		Sheet 31	of 106

(Blanking)

www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN (RSVD) (RJ45+Transfor			
Size	Document Number		Rev
A3	Jedi15"/17" WHL-U		A00
Date: Tuesday, January 08, 2019		Sheet	32 of 106





www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


**USB (RSVD) (USB2.0 CONN)**

Size	Document Number	Rev
A3	<b>Jedi15"/17" WHL-U</b>	<b>A00</b>

Date: Tuesday, January 08, 2019	Sheet 34 of 106
---------------------------------	-----------------

www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


**USB (RSVD) (USB3.0 Conn)**

Size	Document Number	Rev
	<b>Jedi15"/17" WHL-U</b>	<b>A00</b>

Date: Tuesday, January 08, 2019	Sheet 35 of 106
---------------------------------	-----------------

www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


**USB (RSVD) (USB Charger)**

Size	Document Number	Rev
A3	<b>Jedi15"/17" WHL-U</b>	<b>A00</b>

Date: Tuesday, January 08, 2019	Sheet 36 of 106
---------------------------------	-----------------


www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>USB (RSVD) (PCIE to USB3.0)</b>					
Size	Document Number				Rev
A4	<b>Jedi15"/17" WHL-U</b>				<b>A00</b>
Date: Tuesday, January 08, 2019			Sheet 37 of 106		

www.teknisi-indonesia.com


Jedi UMA/DIS 2IN1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>USB (RSVD) (USB3.0 Redriver)</b>		
Size	Document Number	Rev
A4	<b>Jedi15"/17" WHL-U</b>	<b>A00</b>
Date: Tuesday, January 08, 2019		Sheet 38 of 106


www.teknisi-indonesia.com

5V\_S0 Consumption  
Peak current: 5A  
**3D3V\_S0**  
3D3V\_S0 Consumption  
Peak current: 2.5A

17.27.01 PM\_SLP\_S0H >>>  
01 VCC0\_PWRGD >>>  
17.28.46 VCCST\_PWRGD <<<  
46 3V\_SV\_EN <<<  
24 ALWON >>>  
25 PURE\_HV\_SHUTDOWN >>>  
17.31.00 PM\_SLP\_S0H >>>  
52 100V\_S0\_PWRGD >>>  
24.03 PRM\_PWRGD >>>  
17.25.45 3V\_SV\_PWRGD >>>  
17.34.01 PM\_SLP\_S0H >>>  
21 GPMV\_HV\_BOOT1 <<<



Layout Placement Request



## EOPIO and EDRAM

## +V\_EDRAM\_VR

Voltage = 1.0 V ± 50 mV  
Imax = 3.2 A  
TRISE = 240 us



## +V\_EOPIO\_VR

Voltage = 1.0 V ± 50 mV  
Imax = 2.8 A  
TRISE = 240 us


VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.

## MANAGEMENT RAIL POWER GENERATION


## VCCST\_CPU



## +VCCIO/+VCCSTG



## 1D2V\_VCCSFR\_OC




## +V1.8S0



www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Sequence (RSVD) (DS3/S0ix)</b>		
Size A4	Document Number <b>Jedi15"/17" WHL-U</b>	Rev <b>A00</b>
Date: Tuesday, January 08, 2019		Sheet 41 of 106

www.teknisi-indonesia.com



## ISL9538H For Charger

## OFFPAGE



Title <b>Power (SY8288/8286 _5V/3D3V)</b>			
Size A2	Document Number <b>Jedi15"/17" WHL-U</b>		Rev <b>A00</b>
Date: <b>Tuesday, January 08, 2019</b>		Sheet <b>45</b> of <b>106</b>	




PH on CPU side

PROCHOT#\_CPU <<< PROCHOT#\_CPU

PWR\_VCORE\_ALERT# <<< PWR\_VCORE\_ALERT#

7 VDSCK\_CPU\_R >>> VDSCK\_CPU\_R

7 VDSOUT\_CPU\_R >>> VDSOUT\_CPU\_R





	U22	U42
PC4614	330P(78.3324,2PDEL)	470p(78.47124,2PDEL)
PC4618	REP(78.10324,2PDEL)	470p(78.47124,2PDEL)
PC4625	DY	0.022u(78.22321,2PDEL)
PC4626	DY	0.022u(78.22321,2PDEL)
PR4659	DY	DY
PR4635	1K(64.10015,6DEL)	DY
PR4642	357P(64.35705,6DEL)	489 (64.48905,6DEL)
PC4630	474P(078.47322,02PDEL)	474P(078.47322,02PDEL)
PC4628	22aP(78.20323,2PDEL)	22aP(78.20323,2PDEL)
PC4654	22aP(78.20323,2PDEL)	22aP(78.22321,2PDEL)
PC4653	DY	474P(078.47322,02PDEL)
PR4608	1.548P(64.15415,6DEL)	2.558P(64.25515,6DEL)
PR4638	76.8K(64.76825,6DEL)	100K (64.10035,6DEL)




## AOZ5038Q For VCCGT


## Offpage-Signal



For acoustic noise



46 PWR\_VCCGT\_PWM >>>  
 46 PWR\_VCCGT\_FCCM# >>>  
 46 PWR\_VCCGT\_ISUMP >>>  
 46 PWR\_VCCGT\_ISUMN >>>





www.teknisi-indonesia.com

Title			
<b>VCCSA</b>			
Size A3	Document Number	Rev	
	<b>Jedi15"/17" WHL-U</b>	<b>A00</b>	
Date: Wednesday, January 09, 2019		Sheet 50	of 106



Main Func = PWR.Plane.Regulator\_1D0V


OFFPAGE-Signal

OFFPAGE-GAP

1D0V\_S5\_PWRGD <<<

3V\_5V\_DSW\_OK >>>

## AOZ2262 for 1D05V



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)
Size	Document Number	Rev	A00
Custom	Jedi15"/17" WHL-U		
Date:	Tuesday, January 08, 2019	Sheet	52 of 106

Main Func = 1D8V


OFFPAGE-Signal

OFFPAGE-GAP

PRIM\_PWRGD <<<

3V\_5V\_DSW\_OK >>>

## APL5934 for 1D8V\_S5




<Core Design>

Main Func = 2D5V/ 1D8V

www.teknisi-indonesia.com

<Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserved)

Size	Document Number	Rev
A3	Jedi15"/17" WHL-U	A00




Date: Tuesday, January 08, 2019	Sheet 54 of 106
---------------------------------	-----------------




Panel / Camera/ DMIC




Coaxial




CAMERA POWER





INVERTER POWER



SENSOR POWER




TOUCH PANEL POWER




Touch Panel






Wire



Sensor




TP	PIN	DEFINE
1	VUSB_3.3V	
2	NC	
3	SCL	
4	SDA	
5	UA_INT	
6	RESET	
7	Report Switch	
8	NC	
9	GND	
10	GND	



www.teknisi-indonesia.com



Main Func = HDMI



www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
<b>Display (RSVD) DP</b>			
Size	Document Number		
Custom	<b>Jedi15"/17" WHL-U</b>		A00
Date: Tuesday, January 08, 2019		Sheet 58 of	106

(Blanking)




www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title		
Display (RSVD) DVI		
Size	Document Number	Rev
A3	Jedi15"/17" WHL-U	A00
Date: Tuesday, January 08, 2019		
Sheet 59 of 106		



## SATA HDD Connector



- BIOS today already check whether the device is HDD and whether it supports FFS before enabling sensor chip to trigger pin11. The plan is to add a check on the SSD path to decide if device supports SCP and notify EC whether to support SCP.





Main Func = WLAN

3.3 Peak current consumption


Table 3-4 Peak current consumption

Name	Description	Value [mA]	Notes
Peak current	Peak current from 3.3 V supply	1360	



Layout Placement Request

- BT\_USB20\_P <<>>
- BT\_USB20\_N <<>>
- WIFI\_RF\_EN >>>>
- WLAN\_PCIE\_TX\_C\_N >>>>
- WLAN\_PCIE\_TX\_C\_P >>>>
- PLTRST#\_CPU >>>>
- BLUETOOTH\_EN >>>>
- WLAN\_CLKREQ\_CPU\_N <<>>
- WLAN\_CLK\_CPU\_N >>>>
- WLAN\_CLK\_CPU\_P >>>>
- WLAN\_PCIE\_RX\_N <<>>
- WLAN\_PCIE\_RX\_P <<>>
- CLKIN\_XTAL\_LCP\_R >>>>
- BT\_PCMOUT\_CLKREQ0 >>>>
- BT\_PCMFRM\_RSTN >>>>
- JIO3\_PCIE\_WAKE# >>>>
- SUS\_CLK\_R1 >>>>
- SUS\_CLK\_R >>>>
- CNV\_RGL\_RSP <<>>
- CNV\_BRI\_RSP <<>>
- CNV\_BRI\_DT\_R <<>>
- CNV\_RGL\_DT\_R <<>>



(Blanking)

www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***INT IO (RSVD) WWAN***

Size  
A4





Document Number

***Jedi15"/17" WHL-U***

Rev  
**A00**

Date: Tuesday, January 08, 2019

Sheet 62 of 106



**Table 13-12. SATA / PCI Express\* Gen 2 and Gen 3 Capacitor Values**

Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2/ SATA	PCI Express® Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF <sup>2</sup>	None	None <sup>3</sup>

**Notes:**

- Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled ODS / Devices are NOT used.
- Design Constraint: For PCIe / Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODS / Devices.**
- Design Constraint: For PCIe / Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODS / Devices.**
- Design Constraints, Required: Refer to the Chapter 3, "General Different Signals Design Guidelines" along with the additional guidelines in this section for all design optimization guidelines.
- Design Constraint: For PCIe lane that needs to support either **PCIe® Gen2 devices or PCIe® Gen3 devices**, follow the PCIe / Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODS / Devices.**

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform



[illegible]

**Jedi UMA/DIS 2IN**




24,90 CHG\_AMBER\_LED# >>>—  
24 BATT\_WHITE\_LED# >>>—


Battery LED1 (AMBER\_LED)  
Low activated from KBC GPIO



Battery LED2 (WHITE\_LED)  
Low activated from KBC GPIO



16 SATA\_LED# >>>—  
63 SSD\_LED# >>>—  
24 MASK\_SATA\_LED# >>>—









## Main Func = Keyboard


24 KSD0.7] >>> \_\_\_\_\_  
24 KSD0.16] <<< \_\_\_\_\_

24 PTP\_DISA >>> \_\_\_\_\_  
3,24 TP\_WAKE\_KBC[ <<< \_\_\_\_\_  
24 CLK\_TP\_SIO <<< \_\_\_\_\_  
24 DAT\_TP\_SIO <<< \_\_\_\_\_  
20,66 CPU\_DC\_SCL\_P0 >>> \_\_\_\_\_  
20,66 CPU\_DC\_SDA\_P0 >>> \_\_\_\_\_  
19 KB\_LED\_BL\_DET <<< \_\_\_\_\_  
20 KB\_DET[ <<< \_\_\_\_\_  
24 KB\_LED\_PWM >>> \_\_\_\_\_  
24 CAP\_LED\_R >>> \_\_\_\_\_


KB Backlight Power Consumption: 285mA max.






## Main Func = TPAD



EC I2C  
CPU I2C



Need to check if it is Active High or Active Low and check if there is a pull-up on TPAD side.




Pin number	Pin name
1	VDD
2	DAT(I2C)
3	CLK(I2C)
4	GND
5	ATTN
6	GPIO
7	DAT(PS2)
8	CLK(PS2)



Main Func = HALL SENSOR





69 LID\_CL\_NB# >>> \_\_\_\_\_  
LID\_POWER\_ON# <<< \_\_\_\_\_



<Core Design>


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Lid Wake</b>					
Size A4	Document Number <b>Jedi15"/17" WHL-U</b>				Rev <b>A00</b>
Date: Tuesday, January 08, 2019		Sheet 67		of 106	

Main Func = Debug



	A	B
ME_FWP	Low	High
	Normal Operation (Default)	Override

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


Debug (LPC debug)

SizeA4

Document NumberJedi15"/17" WHL-U

RevA00

Date: Tuesday, January 08, 2019Sheet 68 of 106



Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Sensor (RSVD)**

Size  
A3

Document Number

**Jedi15"/17" WHL-U**

Rev

**A00**








Date: Tuesday, January 08, 2019

Sheet 69 of 106







Main Func = TPS65982DC



GPIO3 reserve for power button wake (EC PIN127)

Layout Placement Request











Main Func = TYPEC CONNECTOR

SB Layout Placement Request



RO13\_20170821 for EMI request



AFTP TESTPOINT




20V\_VCCPD\_VBUS







www.teknisi-indonesia.com

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>EXT IO (TYPEC Redriver/MUX)</b>		
Size A	Document Number <b>Jedi15"/17" WHL-U</b>	Rev <b>A00</b>
Date: Tuesday, January 08, 2019		Sheet 75 of 106









Row Index	Strap Pins	See Note	Resulting ROSR_EXPOSED Enablements				
	ROM_S0	ROM_S1	ROM_SCLK	ROSR1_EXPOSED	ROSR2_EXPOSED	ROSR1_DISABLED	ROSR2_DISABLED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	disabled
12	L	H	H	ENABLED	ENABLED	disabled	disabled
9	H	H	H	ENABLED	ENABLED	disabled	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
0	H	H	M	disabled	disabled	disabled	disabled
7	M	M	M	disabled	disabled	disabled	disabled

All other Strap Configurations (Reserved)

(Reserved) (Reserved) (Reserved) (Reserved) (Reserved) (Reserved) (Reserved) (Reserved)

20161215 N17

Table 5.6 SMB ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Straps			Functions Selected by this Strapping			
STRAP0	STRAP1	STRAP2	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	M	0	0	0	1
L	M	M	0	0	1	1
M	M	M	0	0	1	1
M	L	L	0	1	0	0
M	L	M	0	1	0	1
M	M	L	0	1	1	0
M	M	M	0	1	1	1
L	M	L	1	0	0	0
L	M	M	1	0	0	1
M	L	L	1	0	1	0
M	L	M	1	0	1	1

20161219 N17

100V ACN\_50

100V ACN\_50

R7949

100R23-3-GP

G

G6C\_20

G6C\_10

100V ACN\_50

R7949

100R23-3-GP

DY

CPU\_EVENT\_GPUW

CPU\_EVENT

GPUW


004.00138.0A31

216 = 004.00138.0C31


Layout Placement Request

Memory Density	Allowed Memory Configuration	FBD/ID	Vendor	Manufacturer Part Number	Die Revision	Strip	Memory Speed Grade	Date Code Alert	Qual Pass	Status
8 Gb	256Kx12 512Kx10	1.35V	Samsung	K4G81223FB-HC18	B-0	D0	8 Gb	N/A	Full	Production ready
			Samsung	K4G81223FB-HC18	B-0	D0	8 Gb	N/A	Full	Substitution allowed with water!
			Micron	MT51252423HF-7C15	A-0	D1	8 Gb	N/A	Full	Production ready
			Micron	MT51252423HF-8D14	A-0	D1	8 Gb	N/A	Full	Production ready
			Hynix	H5G8C4016MR-R0C	A-0	D6	8 Gb	N/A	Full	Post production ready
			Hynix	H5G8C4016MR-R0C	A-0	D6	8 Gb	N/A	Full	Substitution allowed with water!
			Micron	MT51252423HF-7C15	B-0	D1	7 Gb	N/A	Full	Post production ready
			Micron	MT51252423HF-8D14	B-0	D1	8 Gb	N/A	Full	Substitution allowed with water!
			Hynix	H5G8C4016MR-R0C	A-0	D15	7 Gb	N/A	Full	Post production ready
			Hynix	H5G8C4016MR-R0C	A-0	D5	8 Gb	N/A	Full	Substitution allowed with water!
4 Gb	128Kx12 256Kx16	1.35V	Hynix	H5G8C4016MR-R0C	A-0	D6	7 Gb	N/A	Full	Production ready
			Hynix	H5G8C4016MR-R0C	A-0	D6	8 Gb	N/A	Full	Substitution allowed with water!
			Hynix	H5G8C4016MR-R0C	A-0	D6	8 Gb	N/A	Full	Substitution allowed with water!

# Main Func = dGPU







### FBVREF Termination


Type	FBVREF%	Voltage	GPU_GPU1
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low

GP010_FBVREF		Description
FBVREF Termination		
Type	FBVREF%	Voltage
Un-termination	50%	0.749V
Termination	70%	1.0617V
		Low

D00	A4	FBA_D0
D01	A2	FBA_D1
D02	B6	FBA_D2
D03	B2	FBA_D3
D04	E4	FBA_D4
D05	E2	FBA_D5
D06	F4	FBA_D6
D07	F2	FBA_D7
D08	A11	FBA_D8
D09	A13	FBA_D9
D10	B11	FBA_D10
D11	B13	FBA_D11
D12	E11	FBA_D12
D13	E13	FBA_D13
D14	F11	FBA_D14
D15	F13	FBA_D15
D16	U11	FBA_D16
D17	U13	FBA_D17
D18	T11	FBA_D18
D19	T13	FBA_D19
D20	N11	FBA_D20
D21	N13	FBA_D21
D22	M11	FBA_D22
D23	M13	FBA_D23
D24	L4	FBA_D24
D25	L2	FBA_D25
D26	V4	FBA_D26
D27	V2	FBA_D27
D28	N4	FBA_D28
D29	N2	FBA_D29
D30	M4	FBA_D30
D31	M2	FBA_D31
D32	C2	FBA_EDC0
D33	C13	FBA_EDC1
D34	B13	FBA_EDC2
D35	R2	FBA_EDC3


Place close VDDQ ball





www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (VRAM5,6 3/4)

Size  
A3

Document Number  
Jedi15"/17" WHL-U


Rev  
A00

Date: Tuesday, January 08, 2019

Sheet 83 of 106

www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (VRAM7,8 4/4)

Size  
A3



Document Number  
**Jedi15"/17" WHL-U**

Date: Tuesday, January 08, 2019

Rev  
**A00**

Sheet 84 of 106




# RT8816B For NVVDD










VGA : N17S-G1 / NVVDD  
EDP-Continuous : 30A  
EDP-Peak : 60.1A


Table 1

Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V





SY8288RAC for 1D35V



www.teknisi-indonesia.com

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**GPU (RSVD)**

Size  
A3

Document Number

**Jedi15"/17" WHL-U**

Rev  
**A00**

Date: Tuesday, January 08, 2019

Sheet 87 of 106

www.teknisi-indonesia.com

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**UNUSED PARTS (RSVD)**

Size  
A

Document Number

**Jedi15"/17" WHL-U**

Rev








**A00**

Date: Tuesday, January 08, 2019

Sheet 88 of 106







# Main Func = UnusedParts



## SSID = EMI

Mind the voltage rating of the caps.

## SSID = RF








www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Finger Print**

Size  
A3

Document Number  
**Jedi15"/17" WHL-U**

Date: Tuesday, January 08, 2019

Rev  
**A00**

Sheet 92 of 106


(Blanking)

www.teknisi-indonesia.com

(Blanking)

www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size  
A3

Document Number  
**Jedi15"/17" WHL-U**

Date: Tuesday, January 08, 2019

Rev  
**A00**

Sheet 94 of 106


(Blanking)

www.teknisi-indonesia.com

(Blanking)

www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size	Document Number	Rev
A3	Jedi15"/17" WHL-U	A00


Date: Tuesday, January 08, 2019	Sheet 96 of 106
---------------------------------	-----------------



(Blanking)

www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


**LVDS Switch**

Size	Document Number	Rev
A3	<b>Jedi15"/17" WHL-U</b>	<b>A00</b>
Date: Tuesday, January 08, 2019		Sheet 97 of 106

(Blanking)

www.teknisi-indonesia.com


Jedi UMA/DIS 2IN1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CRT Switch</b>			
Size	Document Number		Rev
A3	<b>Jedi15"/17" WHL-U</b>		<b>A00</b>
Date:	Tuesday, January 08, 2019		Sheet 98 of 106

**Main Func = Debug (MIPI)**

[www.teknisi-indonesia.com](http://www.teknisi-indonesia.com)


# CLK Block Diagram



[illegible]

www.teknisi-indonesia.com

### [dGPU] N16x Power-Up/Down Sequence



Notes: - All 3.3V includes all rails powered at 3.3V  
- PEX\_VDD 1.05V includes all rails that are shared

**Note:**

- The ramp time for any rail must be more than 40  $\mu$ s and is recommended to be less than 2ms.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- The previous power rail must ramp up to 90% before the next power rail can start ramping up.
- No signal should be applied to the GPU before the power rails are fully ramped
- Refer to the JEDEC Memory Specification for memory related power sequencing.
- The order of HVPD0 and PEX\_VDD ramp-up can be reversed during G6x exit when there is a back-to-back G6x entry/exit and/or when PEX\_VDD takes longer to ramp down during G6x entry.

### 3.10.2.2 Power-Down Sequence

There is no specific power down sequence. However, residual voltage from power down must not violate the power-up sequence when back to back GPU power-down and power-up events take place.

### 18.3.2.3 GC6 2.0 Entry/Exit Timing

The following timing diagram in Figure 18-12 and Table 18-3 describes the GC6 2.0 en and exit sequence and timing requirements.




Figure 18-12. GC6 2.0 Entry/Exit Sequence Timing Diagram


Table 18-2. GC6 2.0 Entry/Exit Sequence Timing Parameters

Symbol	Description	Min	Max	Unit
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms


**Note:**


- All L1 PGOOD#1 presents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot be guaranteed in regulation this state should equal to 0.
- During GC6 exit, the order of power rail ramp-up must follow the power-up sequence described in Chapter 3 with the exception that FBVDD/O stays on.
- All delays should be minimized to increase time spent in GC6 for maximum power saving.
- The entire entry/exit sequence must complete within 200 ms.

For DDR4 power sequence




Red: Power Rail  
Orange: Output from XAC  
Light Blue: Output from CM






# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




Jedi UMA/DS 2N1



# Thermal Block Diagram



# Audio Block Diagram



www.teknisi-indonesia.com

Jedi UMA/DIS 2IN1



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***SIP connector***

Size  
A

Document Number

***Jedi15"/17" WHL-U***

Rev

***A00***

Date: Tuesday, January 08, 2019

Sheet 106 of 106